Hacker News
new
|
past
|
comments
|
ask
|
show
|
jobs
|
submit
login
mhh__
on Jan 19, 2021
|
parent
|
context
|
favorite
| on:
Intel Problems
How? RISC-V will have to have memory model, for example, which will define some at least effective execution model. If you turn RISC-V into not RISC-V you might as well just start from scratch.
Guidelines
|
FAQ
|
Lists
|
API
|
Security
|
Legal
|
Apply to YC
|
Contact
Search: